advantestcareers2mo ago
New
New
FPGA Design Engineer (m/f/d)
OtherFpga Design Engineer
0 views0 saves0 applied
Quick Summary
Overview
Design and implement innovative FPGA solutions for test system infrastructure and instruments. Develop and integrate digital modules using VHDL, Verilog, and C/C++ for embedded functionality.
Technical Tools
OtherFpga Design Engineer
- Design and implement innovative FPGA solutions for test system infrastructure and instruments.
- Develop and integrate digital modules using VHDL, Verilog, and C/C++ for embedded functionality.
- Perform verification at module, device, and system levels and Evaluate FPGA designs within the final product.
- Execute physical design tasks including floorplanning, I/O planning, FPGA builds, and applying timing constraints.
- Document functionality and collaborate with cross-functional teams throughout the development cycle, ensuring compliance with schedules and requirements.
- Degree in Electrical Engineering (Diploma, BS, or equivalent).
- Professional experience in FPGA development and digital design methodologies.
- Strong skills in RTL coding (Verilog, VHDL), C/C++ programming, Python scripting, timing constraints and verification
- Experience with UNIX/Linux environments, simulation tools, and vendor toolchains.
- Excellent communication, teamwork, and problem-solving abilities.
- Solid English language skills; German is a plus.
Location & Eligibility
Where is the job
De-Boeblingen - Boeblingen, Germany
On-site at the office
Who can apply
DE
Listing Details
- Posted
- July 19, 2026
- First seen
- September 25, 2026
- Last seen
- September 27, 2026
Posting Health
- Days active
- 1
- Repost count
- 0
- Trust Level
- 17%
- Scored at
- September 27, 2026
Signal breakdown
freshnesssource trustcontent trustemployer trust
External application
Similar Fpga Design Engineer jobs
View all →Newsletter
Stay ahead of the market
Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.
A
B
C
D
No spam. Unsubscribe at any time.