~56m ago
New

Layout Engineer, DEG

United StatesUnited States·Boisemid
OtherEngineer
3 views0 saves0 applied

Quick Summary

Key Responsibilities

Build block‑level layouts in Cadence Virtuoso including floorplanning, placement, routing, and optimization Apply layout methods and physical constraints such as PDN, pin placement, routing blockages,

Requirements Summary

Experience performing physical layout using Cadence Virtuoso or similar tools Familiarity with DRC, LVS, physical verification, and reliability checks Ability to plan, document,

Technical Tools
OtherEngineer

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

Our layout engineering team drives the physical design foundations behind Micron’s industry‑leading memory technologies. We work closely across global design, CAD, and verification groups, solving sophisticated challenges and enabling the performance and scalability our products rely on!

We’re looking for a Layout Engineer who enjoys hands‑on design work and close collaboration. In this role, you’ll shape block‑level layouts, guide physical design strategy, and directly influence the quality and reliability of our DRAM products. Your work will have a meaningful impact across teams and generations of technology.

Responsibilities

~1 min read
  • →Build block‑level layouts in Cadence Virtuoso including floorplanning, placement, routing, and optimization
  • →Apply layout methods and physical constraints such as PDN, pin placement, routing blockages, and hierarchy
  • →Ensure DRC, LVS, density, and reliability compliance
  • →Support parasitic extraction, post‑layout verification, and ECO activities
  • →Create partial custom layouts for selected device‑level or small analog blocks

Requirements

~2 min read
  • Experience performing physical layout using Cadence Virtuoso or similar tools
  • Familiarity with DRC, LVS, physical verification, and reliability checks
  • Ability to plan, document, and review layout goals with cross‑site teams
  • Experience with DRAM, memory circuits, or large hierarchical designs
  • Background in parasitic extraction flows and post‑layout optimization
  • Hands‑on experience with partial custom layout for devices or small analog circuits
  • Strong communication skills supporting global engineering teams

As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future.  We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget.  Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave.  Additionally, Micron benefits include a robust paid time-off program and paid holidays.  For additional information regarding the Benefit programs available, please see the Benefits Guide posted on micron.com/careers/benefits.

Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, citizenship status, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

To learn about your right to work click here.

To learn more about Micron, please visit micron.com/careers

For US Sites Only: To request assistance with the application process and/or for reasonable accommodations, please contact Micron’s People Organization at  hrsupport_na@micron.com or 1-800-336-8918 (select option #3)

Micron Prohibits the use of child labor and complies with all applicable laws, rules, regulations, and other international and industry labor standards.

Micron does not charge candidates any recruitment fees or unlawfully collect any other payment from candidates as consideration for their employment with Micron.

AI alert: Candidates are encouraged to use AI tools to enhance their resume and/or application materials. However, all information provided must be accurate and reflect the candidate's true skills and experiences. Misuse of AI to fabricate or misrepresent qualifications will result in immediate disqualification.   

Fraud alert: Micron advises job seekers to be cautious of unsolicited job offers and to verify the authenticity of any communication claiming to be from Micron by checking the official Micron careers website in the About Micron Technology, Inc.

Location & Eligibility

Where is the job
Boise, United States
On-site at the office
Who can apply
US

Listing Details

First seen
October 2, 2026
Last seen
October 2, 2026

Posting Health

Days active
0
Repost count
0
Trust Level
51%
Scored at
October 2, 2026

Signal breakdown

freshnesssource trustcontent trustemployer trust
Newsletter

Stay ahead of the market

Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.

A
B
C
D
Join 12,000+ marketers

No spam. Unsubscribe at any time.

Layout Engineer, DEG