Design Verification Lead

The High-speed Data development team is focused on building state-of-the-art signal conditioning transceivers for Automotive, Industrial, Enterprise and Personal Electronics markets ranging from Ethernet PHY(s), FPD-Link Serdes & USB re-timers. The data rates range from 100Mbps to 40Gbps posing design challenges in high-speed circuit design and digital signal processing to enable data transfer with high fidelity in challenging industrial and automotive environments. These devices need to be competitive in power & area and are being designed in the 65nm and 28nm process nodes.

The FPD product group charter is to develop High-speed SerDes transceivers for Automotive targeting ADAS (Advanced driver-assistance systems) and In-Vehicle-Infotainment applications. These require high-reliability communication links that support auto-driving, and high-resolution graphic applications. The high-speed SerDes designs require significant signal conditioning in Analog with Digital assist to calibrate / adapt the system in challenging electrical environments in the vehicle. The signal chain includes high bandwidth blocks (multi-Ghz) and signal processing data path designs that support multi-Gsps throughput involving clock recovery, channel adaptation, echo cancellation and forward error correction (FEC) to enable highly reliable links. Designed in 28nm CMOS process, the target for these designs is low power and low cost with best-in-industry performance.

• B.E/B.Tech or higher
• Digital design and modeling knowledge.
• Strong Debug skills
• 5 years of experience

• Design knowledge

• Passion, Self-drive, Hard work, Willingness to learn