micron
micron8h ago
New

Senior/Engineer STPG Product Engineering - Probe

OtherProduct Engineering
0 views0 saves0 applied

Quick Summary

Overview

Req. ID: JR97676 Senior/Engineer STPG Product Engineering - Probe (Evergreen) Our vision is to transform how the world uses information to enrich life for all.

Technical Tools
OtherProduct Engineering
Req. ID: JR97676 Senior/Engineer STPG Product Engineering - Probe (Evergreen) Our vision is to transform how the world uses information to enrich life for all. Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever. Job Description Summary The Probe Product Engineer in STPG Product Engineering owns probe strategy and silicon learning at wafer test, spanning pre‑silicon design‑to‑probe staging, first‑silicon bring‑up, qualification, and high‑volume manufacturing (HVM). This role is accountable for defining probe coverage intent, establishing limits and guard‑bands grounded in silicon behavior, and driving yield, quality, and test‑cost outcomes. The focus is on interpreting design intent, device operation, and process interactions, and translating product risk into robust, manufacturable probe strategies aligned with downstream test and customer requirements. The engineer works closely with Design, DFT, Design Validation (DV), Process Integration, Backend Test, and Reliability teams to ensure probe solutions are technically sound, scalable, and product‑centric across the lifecycle. Career Growth & Impact * Direct ownership of probe strategy and quality outcomes across the product lifecycle. * Exposure to advanced technology nodes, customer‑driven requirements, and large‑scale manufacturing systems. * Clear growth paths across senior technical contributor, product leadership, or people management tracks within STPG Product Engineering. Key Responsibilities Probe Coverage Strategy & Ownership * Define and own probe coverage intent by mapping design features, device behavior, and process risks into probe observability, screening mechanisms, trims, and guard‑bands. * Define, release, and sustain probe test flows from first silicon through qualification and HVM, ensuring coverage objectives are met without unnecessary test overhead. * Establish probe limits and guard‑bands based on silicon characterization, design intent, and customer specifications, with clear alignment to downstream test. * Lead probe enablement for new product introductions (NPI) and technology ramps, identifying coverage and manufacturability risks early and driving mitigation plans. Pre‑Silicon Design‑to‑Probe Staging & DFT Readiness * Partner with Design, DFT, and DV teams during pre‑silicon phases to drive effective design‑to‑probe staging. * Review and influence DFT architecture, test hooks, observability, redundancy, and trim structures to enable efficient and manufacturable probe coverage. * Participate in pre‑silicon verification and simulation reviews to reduce first‑silicon debug risk. * Define probe coverage intent early and ensure continuity from design features through probe and downstream test (shift‑left learning). First Silicon Bring‑Up & Device Characterization * Support first‑silicon bring‑up using engineering probe platforms and lab‑based characterization setups. * Perform silicon and device‑level characterization (parametric behavior, margins, trims, stress response) to inform probe limits and screening strategy. * Correlate early silicon behavior with probe results to validate coverage intent, identify gaps, and eliminate redundant content. * Provide early silicon learning to accelerate probe flow stabilization and yield ramp. Yield, Quality & Reliability Enablement * Drive wafer‑level yield learning, bin definitions, and failure‑mode analysis at probe. * Enable intrinsic and extrinsic screening strategies in collaboration with Reliability teams. * Provide structured, data‑backed feedback to Fab, Process Integration, Design, and DV teams to close learning loops efficiently. Test Efficiency & Cost Optimization * Drive test efficiency improvements through coverage right‑sizing and flow optimization, aligned to product and market needs. * Support wafer‑level speed (WLS) activities as part of broader probe optimization efforts. * Balance coverage, yield, quality, and cost trade‑offs using silicon data and product risk understanding. Data, Analytics & AI Enablement * Leverage probe, inline, and reliability data for yield analysis, anomaly detection, and decision support. * Contribute to AI/ML initiatives such as predictive probe, smart sampling, and test optimization. * Apply data‑driven insights to continuously improve probe effectiveness and efficiency. Artificial Intelligence * Using, applying, and leveraging AI, identify opportunities to streamline workflows, optimize processes, and support innovation by incorporating AI-driven solutions and enabling data-driven decision-making across projects and teams Required Qualifications * Bachelor’s, Master’s degree, or Phd in Electrical / Electronics Engineering, Computer Engineering (with strong hardware, circuits, or semiconductor focus), Semiconductor Physics, or related field. * Strong fundamentals in semiconductor devices, wafer test, and product engineering. * Demonstrated ability to use silicon behavior and characterization data to make informed probe, yield, and coverage decisions. * Experience or strong interest in silicon learning, device behavior, yield mechanisms, DFT intent, or design‑to‑manufacturing integration. * Strong analytical skills and ability to drive structured root‑cause analysis. * Effective communication skills and ability to work across global, cross‑functional teams. Job Profile(s): Product Development Engineer 4 Relocation level: (TBD) Before Getting Started Please review Micron’s Internal Job Application Policy on your regional PeopleNow Career Opportunities page before searching and applying for jobs. Note in particular that: * Hiring managers may view your performance appraisals, original resume, transcripts or other performance-related documentation in your personal file. This information will be held in confidence. * If you are selected to interview for a position, you must notify your direct supervisor before participating in the interview process. ​​​​ As a world leader in the semiconductor industry, Micron is dedicated to your personal wellbeing and professional growth. Micron benefits are designed to help you stay well, provide peace of mind and help you prepare for the future. We offer a choice of medical, dental and vision plans in all locations enabling team members to select the plans that best meet their family healthcare needs and budget. Micron also provides benefit programs that help protect your income if you are unable to work due to illness or injury, and paid family leave. Additionally, Micron benefits include a robust paid time-off program and paid holidays. For additional information regarding the Benefit programs available, please see the Benefits Guide posted on Benefits | Micron Technology, Inc Micron is proud to be an equal opportunity workplace and is an affirmative action employer. All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, sexual orientation, age, national origin, disability, protected veteran status, gender identity or any other factor protected by applicable federal, state, or local laws.

Location & Eligibility

Where is the job
Location terms not specified

Listing Details

Posted
June 26, 2026
First seen
June 26, 2026
Last seen
June 26, 2026

Posting Health

Days active
0
Repost count
0
Trust Level
51%
Scored at
June 26, 2026

Signal breakdown

freshnesssource trustcontent trustemployer trust
Newsletter

Stay ahead of the market

Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.

A
B
C
D
Join 12,000+ marketers

No spam. Unsubscribe at any time.

micronSenior/Engineer STPG Product Engineering - Probe