qualcomm1d ago
New↻ Repost
New↻ Repost
Principal Engineer
lead
OtherPrincipal Engineer
1 views0 saves0 applied
Quick Summary
Key Responsibilities
Architecture & Technical Leadership * Define and support end-to-end system architecture, including partitioning across analog, digital, firmware,
Requirements Summary
Architecture & Technical Leadership * Define and s
Technical Tools
OtherPrincipal Engineer
##
Company:
Qualcomm Technologies International Ltd
## Job Area:
Engineering Group, Engineering Group > ASICS Engineering
General Summary:
We are seeking a senior-level Low Power MSIC-Analog System Technologist with deep expertise in mixed-signal IC and system design and a proven record of chip-level technical leadership. This is a high-impact role responsible for defining the architecture, driving transistor-level design, and enabling system-level integration of ultra-low-power integrated circuits (ICs) for Robotics, Industrial IoT (IIoT) and XR applications.
The successful candidate will bridge high-performance Analog Front Ends (AFEs) with digital logic and firmware, leading programs from initial architecture and specification through simulation, verification, tape-out, and early silicon bring-up. This role requires strong cross-functional collaboration, sound architectural judgment, and the ability to operate effectively in ambiguous environments.
Qualifications
* Advanced academic background in Electrical Engineering or a closely related field
* Extensive industry experience in mixed-signal IC and system-level design
* Demonstrated experience as a Chip Lead, System Architect, or Technical Lead
* Proven ability to drive end-to-end silicon programs from concept to production
* Strong capability to work independently and provide technical direction with minimal supervision
Responsibilities:
Architecture & Technical Leadership
* Define and support end-to-end system architecture, including partitioning across analog, digital, firmware, and system domains
* Drive architectural trade-offs across power, performance, noise, latency, and silicon area
* Partner with chip leads and system leads from concept definition through silicon bring-up and validation
Mixed-Signal Design & Integration
* Lead feasibility studies and transistor-level design of mixed-signal building blocks including ADCs, DACs, PLLs/DLLs, LDOs, and SerDes
* Architect and integrate ultra-low-power AFEs optimized for battery-operated IIoT , XR and Robotics sensor ASICs
* Architect of ultra-low power RF Wifi, BTE, and other communication systems as well as PMU design.
* Drive full-chip execution in collaboration with internal teams and third-party IP vendors and design houses
Modeling, Verification & Silicon Execution
* Develop behavioral and system-level models using MATLAB/Simulink (or equivalent tools) to evaluate noise, linearity, and SNR
* Perform comprehensive pre-silicon verification across PVT corners using industry-standard simulators
* Support post-silicon bring-up, characterization, and reliability qualification, including HTOL and burn-in
* Collaborate with packaging, test, and system teams to ensure successful productization
System & Application Enablement
* Support multi-modal sensor data acquisition, sensor fusion, and edge AI inference workflows
Contribute to hardware–software integration for efficient system-level deployment
Minimum Qualifications:
• Bachelor's degree in Science, Engineering, or related field and 8+ years of ASIC design, verification, validation, integration, or related work experience.
OR
Master's degree in Science, Engineering, or related field and 7+ years of ASIC design, verification, validation, integration, or related work experience.
OR
PhD in Science, Engineering, or related field and 6+ years of ASIC design, verification, validation, integration, or related work experience.
Minimum Qualifications
* Ph.D. in Electrical Engineering (or related field) with 10-12 years of post-degree industrial IC/system design experience
OR
* M.S. in Electrical Engineering (or related field) with 13-15+years of industrial IC/system design experience
* Strong expertise in low-power analog and mixed-signal (AMS) IC design
* Hands-on experience with Cadence Virtuoso, AMS sims, verilog and related analog design tools
* Proficiency with Spectre, HSPICE, and board-level simulation methodologies
* Solid understanding of PDKs, LVS, DRC, and PEX flows
* Proven experience with ESD and reliability standards (HBM, CDM, TLP)
Preferred Qualifications
* Experience with digital design flows, including synthesis and timing analysis
* Familiarity with firmware development and software integration
* Good knowledge of embedded interfaces such as I2C, I3C, SPI, I3S, and MIPI
* Proficiency in Python/Matlab and/or similar scripting languages
* Experience with deep submicron CMOS technologies and low-power fabrication processes
* Exposure to IC packaging, board-level validation, and system bring-up
* Background in sensor systems, sensor fusion, or edge AI applications
Soft Skills
* Strong technical leadership and ownership mindset
* Excellent cross-functional communication and collaboration skills
* Ability to mentor and guide engineers across analog, digital, layout, and system domains
* Strong analytical and problem-solving abilities
* Comfortable making architecture-level decisions under ambiguity
* Effective at managing external vendors, IP providers, and design partners
* Results-driven with a strong focus on execution and quality
*References to a particular number of years experience are for indicative purposes only. Applications from candidates with equivalent experience will be considered, provided that the candidate can demonstrate an ability to fulfill the principal duties of the role and possesses the required competencies.
Qualcomm is an equal opportunity employer. If you are an individual with a disability and need an accommodation during the application/hiring process, rest assured that Qualcomm is committed to providing an accessible process. You may e-mail disability-accomodations@qualcomm.com or call Qualcomm's toll-free number found here. Upon request, Qualcomm will provide reasonable accommodations to support individuals with disabilities to be able participate in the hiring process. Qualcomm is also committed to making our workplace accessible for individuals with disabilities. (Keep in mind that this email address is used to provide reasonable accommodations for individuals with disabilities. We will not respond here to requests for updates on applications or resume inquiries).
Qualcomm expects its employees to abide by all applicable policies and procedures, including but not limited to security and other requirements regarding protection of Company confidential information and other confidential and/or proprietary information, to the extent those requirements are permissible under applicable law.
To all Staffing and Recruiting Agencies: Our Careers Site is only for individuals seeking a job at Qualcomm. Staffing and recruiting agencies and individuals being represented by an agency are not authorized to use this site or to submit profiles, applications or resumes, and any such submissions will be considered unsolicited. Qualcomm does not accept unsolicited resumes or applications from agencies. Please do not forward resumes to our jobs alias, Qualcomm employees or any other company location. Qualcomm is not responsible for any fees related to unsolicited resumes/applications.
If you would like more information about this role, please contact Qualcomm Careers.
Location & Eligibility
Where is the job
—
Location terms not specified
Listing Details
- Posted
- August 4, 2026
- First seen
- August 4, 2026
- Last seen
- August 4, 2026
Posting Health
- Days active
- 0
- Repost count
- 1
- Trust Level
- 44%
- Scored at
- August 4, 2026
Signal breakdown
freshnesssource trustcontent trustemployer trust
External application · ~5 min on qualcomm's site
Please let qualcomm know you found this job on Jobera.
3 other jobs at qualcomm
View all →Explore open roles at qualcomm.
Similar Principal Engineer jobs
View all →Senior Principal Engineer, Hardware Application Engineering — Signal Integrity & Power Integrity
USD 200000-260000
A
ArcherPrincipal Engineer, Loads & Dynamics
$248k–$311k/yr
Principal Platform Engineer (SRE/Cloud)
full-time
A
AlphasenseindiaRemoteSenior Principal Engineer
Remote
R
RyzlabsRemotePrincipal Engineer
Full Time - ContractRemote
Principal Engineer, MSAT Upstream
Browse Similar Jobs
Newsletter
Stay ahead of the market
Get the latest job openings, salary trends, and hiring insights delivered to your inbox every week.
A
B
C
D
No spam. Unsubscribe at any time.